Logo image
Back
A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole
Conference proceeding

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole

Aaron V. Do, C. C. Boon, Manh Anh Do, Kiat Seng Yeo, Alper Cabuk and IEEE
IEEE/IFIP ... International Conference on VLSI and System-on-Chip (Print), pp.381-386
IEEE-IFIP International Conference on VLSI and System-on-Chip
01/01/2010
DOI: https://doi.org/10.1109/VLSISOC.2010.5642691

Abstract

Computer Science Computer Science, Hardware & Architecture Engineering Engineering, Electrical & Electronic Science & Technology Technology
A novel passive mixer architecture is proposed which uses a voltage-mode passive mixer with a tuned output pole. Using this technique, it is shown that the IF section's IIP3 requirements are relaxed by up to 33 dB for the IEEE 802.15.4 standard. This allows for use of an ultralow power IF section without linearity compensation. The overall receiver front end consisting of an LNA, a mixer and a third-order channel-select filter is designed in 0.18 mu m CMOS technology with a 1-V supply voltage, and post-layout simulations show a 5 dB NF with only 1.7-mW total power consumption.

Metrics

1 Record Views

Details

Logo image