Logo image
Study of trap generation in the Sc2O3/La2O3/SiOx gate dielectric stack by scanning tunneling microscopy
Journal article   Peer reviewed

Study of trap generation in the Sc2O3/La2O3/SiOx gate dielectric stack by scanning tunneling microscopy

D. S. Ang, Y. C. Ong, S. J. O'Shea, K. L. Pey, K. Kakushima and H. Iwai
Applied physics letters, Vol.93(24), 242904
15/12/2008

Abstract

Physical Sciences Physics Physics, Applied Science & Technology
Through scanning tunneling microscopy, the rate of electrical stress induced trap generation in the vicinity of the tip/high-kappa interface of the Sc2O3/La2O3/SiOx gate stack is observed to be much higher than that at the SiOx/Si interface, implying that the former is more susceptible to electrical stress induced wear out. This polarity dependence is discussed in the context of current trap generation models and is shown to be best explained by anode hot-hole effect induced by inherently lower surface plasmon threshold energy at the metal/high-kappa interface and a higher hole trapping rate in the relatively thick high-kappa.

Metrics

Details

Logo image